The paper presents two switchedcapacitor circuits with modest complexity to implement a pipelined logarithmic digitalanalogue convertor (LDAC) and logarithmic analogue-digital convertor (LADC), respectively, which spend only one clock time per conversion. In addition, the effect of the capacitor-ratio mismatch on the conversion errors of the convertor circuits is discussed. Hence, from the available maximum capacitor-ratio value and mismatch of the present integrated circuit (IC) technology, the feasible bit length of the pipelined LDAC and LADC can be computed.
Introduction
The difference between linear and logarithmic analoguedigital convertors is that the former keep the constant absolute accuracy, whereas the latter preserve the constant relative accuracy. Thus, for applications such as data compression. transmission and unit conversion [I. 21, which need a large dynamic range, the logarithmic convertor is usually employed. Recently, Lefas [3, 4] proposed two different approaches and applied switchedcapacitor circuits to implement an LADC. One [3] employs the concept of successive approximation to realise the data conversion. For an N-bit LADC, this approach needs 2N ~ 1 different capacitors, and its conversion time is N clocks. The other [4] applies the concept of charge redistribution and needs only two capacitors. However, it requires 2N clocks to complete one data conversion.
Since digital signal-processing speed is increasing and the trend for merging the digital and analogue block in an IC chip is flourishing, the LADC and LDAC with higher conversion speeds are in great need. Thus, in this paper, we present two switched-capacitor circuits to implement a pipelined LADC and LDAC, respectively, which spend only one clock period per conversion. The major iterative operation of the convertors is an amplification with two switched gains, which is either some value A or its reciprocal ] / A , dependent on a data bit. Clearly, it is suitable for switched-capacitor circuit realisation. In addition, we also discuss the worst effect of the capacitor-ratio mismatch on the conversion errors of the pipelined LDAC and LADC circuits. Hence, the feasible bit length of the LDAC and LADC can be calculated Step O (initialise): < ( N ) = r'2N~"'Zl/rrl
Step 1 (loop for): for i = N -1 to 0
Step 2 (iterate): V,(i) = V,(i + 1)rDJ2'-'
Step 3 (loop end): end for Thus, VJO) is the desired analogue output <. Therefore the pipelined LDAC can be implemented by cascading the gain circuit of Fig. 1 with a different capacitor-ratio at each stage. For simplicity, we represent the circuit of Fig. 1 as a block with indicated capacitor ratio. The circuit shown in Fig. 2 is a 4-bit (a) it conforms to the operation of the gain circuits (b) it can reduce the number of the delay elements.
The operation sequence of this circuit can be depicted by the timing diagrams of input data b , , two-phase nonoverlapping clocks 4l and @ 2 r and analogue output V,, which are shown in Fig. 3 . Clearly, the conversion time is one clock period. For N gain stages of an N-bit LDAC, the largest capacitor-ratio occurred at stage N is r z y -2 for r > I, or r for r < 1. Usually, the following logarithmic bases, circuits 171. Thus, the largest capacitor-ratio for a 6-bit pipelined LDAC is 16.275 for r = 0.84 or 1.922 for r = 0.96. Such capacitor-ratios are feasible for the present IC technology.
LADC algorithm and switched-capacitor
Similar to the method of the successive approximation for the linear ADC. the following algorithm will convert the analogue input b& to its corresponding logarithmic digital output 6, h, . . . h,.-:
pipelined LADC
Step 0 (initialise): K(N) = V,eJr'z'
Step I (loop for): for i = N ~ 1 to 0
Step 2 (compare): if vn > V,(i + I), then hi = I , D i = 1
Step 3 (iterate):
Step 4 (loop end): end for
Based on the scheme proposed by Temes [ 5 ] for linear pipelined ADC, from the algorithm, we developed a 6-bit pipelined LADC, shown in Fig. 4 , between Kn and VR. The operation procedure of the following two adjacent gain stages is the same as described above. Therefore the operation sequence of the circuit can be depicted by the timing diagrams of the switches S A , S, and S,., the clocks @,, g 2 and the output data bits which are shown in Fig. 5 . Hence, the circuit can successfully implement a 6-bit pipelined logarithmic analogue/digital conversion in one clock period.
where r < 1. Thus. for a 6-bit LDAC, the maximum changed to N -1 because there are only N -1 cascaded gain stages in the N-bit pipelined LADC. As a result, for a 6-bit LADC, the allowed maximum capacitor-ratio mismatch is 1.72% for r = 0.84, or 0.4% for r = 0.96.
i.;
This circuit is also offset-compensated, Moreover, we also discuss the effect of the capacitor-ratio mismatch on the conversion error. Therefore if the desired logarithmic base is chosen, from the needed maximum capacitor-ratio and capacitor-ratio mismatch of the circuits, we can compute the feasible bit length of the pipelined LDAC and LADC for the available IC technology.
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